

FIG. 1




FIG. 2






FIG. 3









FIG. 6



**FIG. 7**




FIG. 8






FIG. 9

1000

Iteration <u>1002</u>	Enable[7:0] <u>1004</u>	Mask[7:0] <u>1006</u>	gates 802H-802A <u>1008</u>	gates 804G-804A <u>1010</u>	signal[2:0] 830 <u>1012</u>
0	11111111	01101000	01101000	00001000	011
1	11110000	01101000	01100000	00100000	101
2	11000000	01101000	01000000	01000000	110

FIG. 10